

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power,CPU-GND	5,6
SO_DDRIII DIMMA1&SO_DDRIII DIMMB1	7,8
PPT-PCI/E/DMI/CLK/USB20/USB30	9
PPT-SATA/HOST/GPIO/VGA/CCMOS	10
PPT-SMB/LPC/AUDIO/RTC/SPI	11
PPT-POWER,GND/NVRAM /CP STRAPS	12,13,14
PCIE Slot	15,16
PCIE To PCI Bri	17
PCI Slot	18
SIO-Fintek F71869AD	19
AUDIO 892/887	20
LAN - RTL8111E/8105	21
DVI/HDMI/VGA/SATA Connector	22,23,24,25
USB2.0/3.0 Connector	26,27
USB FULL CHARGE	28
FAN	28
VRM12 - UT501	29
UP6282 3-Phase+MOS CPU	30
UP6282 1-Phase+MOS GPU	31
UP1513 - VTT POWER	32
OP+MOS - SA POWER	33
UP1513 - DDR POWER	34
UP1513 - PCH POWER	35
ATX F_Panel/EMI/TPM	36
ACPI Controller UPI	37
XDP / Manual Parts	38
EMI CAP	39

MS-7758

ATX

Ver: 10(304.8x243.84)

Intel -MahoBay plamform H77

CPU:

IVY bridge LGA1155

System Chipset:

Panther Point H77(CO-LAY Z77)

Onboard Chip:

HD Audio Codec:ALC892 colay 887

LAN-RTL8111E colay8105E

SIO:Fintek F71868AD

Flash ROM: SPI 64 MB

Main Memory:

DDRIII (1066/1333/1600MHz) * 4 (Dual Channel)

ACPI:

UPI

PWM:

VRD12 -UT501 3+1 Phase

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

PCI Express (X4) Slot * 1

PCI Slot * 3


Other: SATA3.0 x2+SATA2.0 x4 (PCH)

USB2.0 *10

REAL USB3.0 *2

FRONT USB3.0 *2


MS-7758 Block Diagram






Slot Sequence:


- PCIE X1
- PCIE X16
- PCIE X1
- PCI SLOT
- PCIE X16(X4)
- PCI SLOT
- PCI SLOT









DDRIII DIMM_A0




DDR3




Place close to DIMM1 with DIMM2





Place close to DIMM2



UPI VOLTAGE CONSOLE




A UPI VOLTAGE CONSOLE



DIMM2 (CHANNEL-A)
ADDRESS = 0:0 [SA1:SA0]



DDRIII DIMM_A1



DDR3

[illegible]


17	VSS	71	MEM MA BANK0
20	VSS	190	MEM MA BANK1
22	VSS	208	MEM MA BANK2



44 VSS

47 VSS


80 VSS





DIMM1 (CHANNEL-A)
ADDRESS = 0:1 [SA1:SA0]

DDR3 DIMM_B0


DDR3 DIMM_B1








Pull HIGH for PCH



RTC and CLR_CMOS

Clear CMOS


CMOS CLEAR JUMPER	
JBAT1	Clear CMOS




No Display port(pull down)



Enable VGA(CTRLCLK/DATA Pull High)




Close to PCH within 250 mils.



MICRO-STAR INT'L CO.,LTD

MS-7758

Size	Document Description	Rev
Custom	PPT-SATA/HOST/GPIO/VGA/CCMOS	0A
Date:	Friday, January 06, 2012	Sheet 10 of 44









GND

9 OF 9

			MICRO-STAR INT'L CO.,LTD	
			MS-7758	
Size	Custom	Document Description	PPT-GND/NVRAM/USB30	
Date:	Friday, January 06, 2012	Sheet	13	of 44
		Rev	0A	

PCH Straps



Since Pin has strap functionality that requires internal pull-down to be sampled at rising PWROK, following guidelines are required to be followed:
a) When Used as SATA2GP/SATA3GP for Mechanical Presence detect - Use a weak external pull-up (150K-200K ohms) to Vcc3_3 OR use 10K external pull-up that is enabled only after PLTRST# de-assertion.
b) When Used as GP Input (Pin HW default) Ensure GPI is not driven high during strap sampling window
When Unused as GPIO or SATA[x]GP Use 8.2K-10K pull-down to ground.





Since Pin has strap functionality that requires internal pull-down to be sampled at rising PWROK, following guidelines are required to be followed:
a) When Used as SATA2GP/SATA3GP for Mechanical Presence detect - Use a weak external pull-up (150K-200K ohms) to Vcc3_3 OR use 10K external pull-up that is enabled only after PLTRST# de-assertion.
b) When Used as GP Input (Pin HW default) Ensure GPI is not driven high during strap sampling window
When Unused as GPIO or SATA[x]GP Use 8.2K-10K pull-down to ground.

MICRO-STAR INT'L CO.,LTD

MS-7758




Size Custom	Document Description PPT Strap	Rev 0A
Date: Friday, January 06, 2012		Sheet 14 of 44

7,11,16,30,37,39 SMBCLK
7,11,16,30,37,39 SMBDATA




7,11,15,30,37,39 SMBCLK SMBCLK
7,11,15,30,37,39 SMBDATA SMBDATA


PCI Express X4 Slot





MICRO-STAR INT'L CO.,LTD		
MS-7758		
Size	Document Description	Rev
Custom	PCIE3(X1) & PCIE4(X4) Slots	0A
Date:	Friday, January 06, 2012	Sheet 16 of 44




remove EEPROM



EMI



H/W Strapping



PE_EC_SEL-
"H" for Express Card mode
"L" for PCIe Riser Card mode

CLK100SEL-
"H" for PECLK input only
"L" for PECLK & PCICLK input

TEST_EN-
"H" for Test Mode Enable
"L" for Test Mode Disable

CLKRUN_EN-
"H" for CLKRUN Mode Disable
"L" for CLKRUN Mode Enable


I2CCLKSEL-
"H" is 135KHz I2CCLK
"L" is 67.5KHz I2CCLK




MICRO-STAR INT'L CO.,LTD

MS-7758


Size	Document Description	Rev
Custom	ASM1083 PCI Bri.	0A
Date:	Friday, January 06, 2012	Sheet 17 of 44



IDSEL = AD16
MASTER = PREQ#0
PIRQ#A






IDSEL = AD17
MASTER = PREQ#1
PIRQ#B



IDSEL = AD18
MASTER = PREQ#2
PIRQ#C

PCI PULL-UP / DOWN RESISTORS

AD[31..0] <<> AD[31..0] 17
 C_BE[3..0] <<> C_BE[3..0] 17




PCI slot (X3)		
+3.3Vaux (wake)	-	1125mA
+3.3Vaux (no wake)	-	60mA
+3.3V	-	7.6A
+5V	-	15A
+12V	-	1.5A



MICRO-STAR INT'L CO.,LTD		
MS-7758		
Size	Document Description	Rev
Custom	PCI Slots	0A
Date: Friday, January 06, 2012	Sheet 18 of 44	

ALC887-VD




ALC892



EMI



SPDIF OUT



ESD protect

D0G-2950500-SIO

D0G-3010510-I05


MICRO-STAR INT'L CO.,LTD			
MS-7758			
Size	Document Description	Rev	
Custom	Audio Codec ALC892/887	0A	
Date:	Friday, January 06, 2012	Sheet	20 of 44

RTL8111E Giga LAN

RTL8105E 10/100M LAN




ENSWREG:
1: Enable switching regulator
0: Disable switching regulator



Pin49: 9 via from top layer to GND layer
and make the via at the center of IC.

3.3v Power on rise time : 1-100ms. MAX: 163mA




8111E POWER Consumption

	3.3v	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13


8105E POWER Consumption

	3.3v	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11



only support LED0+LED1/LED1+LED3 dual color LED combinations when using EEPROM

LAN/PCIE/PCI Wake Up CTRL Circuit











Giga-Lan	10/100-Lan
N58-22F0731	N58-22F0771
Link Yellow	Link Yellow
Active Blinking	Active Blinking
1000 Orange	1000 Green
100 Green	100 Green
10 None	10 None
19	19
20	20
21	21
22	22



MICRO-STAR INT'L CO.,LTD			
MS-7758			
Size	Document Description	Rev	
Custom	LAN-RTL8111E/8105E	0A	
Date: Friday, January 06, 2012	Sheet 21 of 44		









VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)



MICRO-STAR INT'L CO.,LTD		
MS-7758		
Size	Document Description	Rev
Custom	DVI Connector	0A
Date: Friday, January 06, 2012	Sheet 22 of 44	


HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)

10 HDMI_DDPC_CLK_P	HDMI DDPC CLK P	C140	0.1u10X	HDMI C_CLK_P	R545	680R	HDMI DATA CLK DP
10 HDMI_DDPC_CLK_N	HDMI DDPC CLK N	C142	0.1u10X	HDMI C_CLK_N	R553	680R	HDMI DATA CLK DN
10 HDMI_DDPC_TX2_P	HDMI DDPC TX2 P	C134	0.1u10X	HDMI C_DATA2_P	R527	680R	HDMI DATA2 DP
10 HDMI_DDPC_TX2_N	HDMI DDPC TX2 N	C132	0.1u10X	HDMI C_DATA2_N	R547	680R	HDMI DATA2 DN
10 HDMI_DDPC_TX1_P	HDMI DDPC TX1 P	C136	0.1u10X	HDMI C_DATA1_P	R548	680R	HDMI DATA1 DP
10 HDMI_DDPC_TX1_N	HDMI DDPC TX1 N	C138	0.1u10X	HDMI C_DATA1_N	R549	680R	HDMI DATA1 DN
10 HDMI_DDPC_TX0_P	HDMI DDPC TX0 P	C124	0.1u10X	HDMI C_DATA0_P	R552	680R	HDMI DATA0 DP
10 HDMI_DDPC_TX0_N	HDMI DDPC TX0 N	C121	0.1u10X	HDMI C_DATA0_N	R546	680R	HDMI DATA0 DN



For EMI

HDMI C_CLK_N	R235	X_180R/1%
HDMI C_CLK_P	R235	X_180R/1%
HDMI C_DATA0_N	R225	X_180R/1%
HDMI C_DATA0_P	R225	X_180R/1%
HDMI C_DATA1_N	R233	X_180R/1%
HDMI C_DATA1_P	R233	X_180R/1%
HDMI C_DATA2_N	R231	X_180R/1%
HDMI C_DATA2_P	R231	X_180R/1%



EMI

HDMI DDC_CLK_R	C572	X 0.1u16X
HDMI DDC_DATA_R	C571	X 0.1u16X
HDMI_HOT_DET	C570	X 0.1u16X



MICRO-STAR INT'L CO.,LTD

MS-7758





Size	Document Description	Rev
Custom	HDMI Connector	0A
Date: Friday, January 06, 2012	Sheet 23 of 44	

www.vinafix.vn


D-Sub

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Levelshift





PLACE CLOSE TO VGA CONNECTOR,
WITHIN 750 MIL OF PIN





MICRO-STAR INT'L CO.,LTD			
MS-7758			
Size	Document Description	Rev	
Custom	VGA Connector	0A	
Date:	Friday, January 06, 2012	Sheet	24 of 44

SATA 6G PORT 0,1



3.0 white



SATA 3G PORT 2,3




SATA 3G PORT 4,5



FRONT USB30 PORT 0,1









Same as SLP_S3#

900 mA
min 40mil.



Same as SLP_S3#


900 mA
min 40mil.



REAR USB30 PORT 2,3


Same as SLP_S3#

900 mA
min 40mil.













Same as SLP_S3#

900 mA
min 40mil.



USB MODE
Hi by BIOS programming,
default h/w PD for avoid UP7536 Enable pin floating

USB MODE States	MODE	G3	S4/S5	S0	S3
EUP Disable	0	0	1	1	1
EUP Enable	0	0	1	1	1



MICRO-STAR INT'L CO.,LTD

MS-7758

Size	Document Description	Rev
Custom	USB3.0 Connector	0A
Date: Friday, January 06, 2012	Sheet 26 of 44	

www.vinafix.vn

USB2.0/PS2 POWER Control			
MODE	S5	S0	S3
S3P5_Gate#	1	1	1
S0P5_Gate#	1	1	0



When PS2 in S5 not support wake , S3P5_Gate# in S5 must setting to High

USB2.0/PS2 POWER Control			
MODE	S5	S0	S3
S3P5_Gate#	0	1	1
S0P5_Gate#	1	1	0


When PS2 in S5 support wake , S3P5_Gate# in S5 must setting to Low

*In S5# (S3P5_Gate # pin status is Tri-state, and can be programmed Low_level.


*S3P5_Gate# and S0P5_Gate# can't setting to low together, avoid leakage voltage issue




REAR USB PORT 12,13 (With LAN)












REAR USB PORT 8,9 (With HDMI)



FRONT USB PORT 10,11(With PS2)




FRONT USB PORT 6.7



MICRO-STAR INT'L CO.,LTD			
MS-7758			
Size	Document Description	Rev	
Custom	Rear I/O & USB2.0 Connector	0A	
Date:	Friday, January 06, 2012	Sheet	27 of 44

5VDUAL_USB




SIO GPIO40 Pin7 (I_VSB3V)

USB_CHARGE: (OD)


0: Don't support USB charge and resume.
1: Support USB charge and resume.

Power plug in , H/W default support USB charge.


Pin power I_3VSB or VBAT
Register power I_3VSB or VBAT
Register reset I_3VSB or VBAT



USB POWER PORT 0 For USB Charging





** If your spec will not need bom option, please don't co-lay blue labels.





S1	0		0	1
S0	0		1	1
Mode	AUTO		A	Y

USB POWER PORT 1 For USB Charging




FRONT USB PORT 0,1



Please name the pin header JUSB1 and use SB USB0,1 link for charger port.







PI5USB14550 has internal EDS diode.

COLAY remove USB charger ic




A type
2.70V< D+ <3.1 V
1.85V< D- < 2.1V
For i-Pad / i-Phone 4G charges current up to 1.6A.


FAN-COUNTROL CIRCUIT





The schematic shows the internal circuitry of the VRM_PGD pin. It includes several resistors: R29 (1K) connected to CPU_VTT, R4 (10K/1%) connected to 3VSB, R6 (4.7K) connected to VCC3, and R5 (100K) connected to ground. A capacitor C10 (0.1u/25Y4) is connected to ground. The core component is Q1, an NN-CMKT3904 NPN transistor. Its base is connected to the D_R signal through resistor R28 (4.7K). The emitter is grounded, and the collector is connected to the VRM_PGD pin. Another signal, SLP_S3_CTRL# (labeled 34.36), is shown entering a dashed box labeled CRB, where it connects to Q49 (XN2N7002), a PNP transistor whose emitter is also grounded.






```
add for co_lay 1625Q+ /0105
```



```
add for co_lay 1625Q+ /0105
```



0x20: RH=10K, RL=OPEN						
ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




MS-7758

Size Custom	Document Description VRD12 - PWM-UT501	Rev 0A
Date: Friday, January 06, 2012	Sheet	30 of 44

CPU_GFX:0.25-1.52

35A FOR CPU




CPU_VTT:1.05/1.00 MAX 17.3A

CPU VTT 8.5A SA Core =8.8A



8.5A FOR CPU

$I_{ripple} = 1.92(vtt) + 1.88(sa)$
 $5 * 1 = 5A > 3.8A$






VTT_SELECT	
Low	1.0V
High	1.05V

VTT_SELECT Table	
Low	1.05V
High	1.0V




CPU_SA:0.925/0.85
SA Core =8.8A



VCCSA_VID	
Low	0.925V
High	0.85V

VCCSA_VID_SIO Table	
Low	0.925V
High	0.85V



DDR Power:1.5V

DDR3_1.5V 4.75A+15A+1A=20.75A


4.75A FOR CPU

15A FOR 4DIMM

1A FOR DDR VTT

Iripple=8A
4.7*2*1=9.4A>8A

DDR OV




*Default 1.5V


DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High

DDR_OV1 = GPIO01(S/IO)

DDR_OV2 = GPIO02(S/IO)





((R221/R226)+1)*0.6=1.5V



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .

0.2075A*4=0.8A




P.S. Only for meet Intel power down sequence.

www.vinafix.vn

MICRO-STAR INT'L CO.,LTD			
MS-7758			
Size	Document Description	Rev	
Custom	DDR Power -UP1513 1-Phase MOS	0A	
Date:	Friday, January 06, 2012	Sheet	35 of 44

PCH Power:1.05V
PCH Core 6.2A+1.8A=8A
6.2A FOR PCH
1.8A FOR ME CORE

Tripple=1.80A
5.08*1=5.08A>1.80A
(OS-CON CAP)



[illegible]

```
7501 Mode
H:Support S0/S3/S5
L:Support S0/S3
```

1.676A

[illegible]

2A

$$R2 = R1 / [(V_{out}/0.8V) - 1]$$

[illegible]

20mA

[illegible]

USB MODE





MICRO-STAR INT'L CO.,LTD


MS-7758

Size Custom	Document Description ACPI controller UPI	Rev 0A
Date: Friday, January 06, 2012		Sheet 38 of 44


Reserve debug port 5020




HEATSINK




Simulation




Optical Fiducial Marks-120



Mounting Holes




Voltage test point



MICRO-STAR INT'L CO.,LTD			
MS-7758			
Size	Document Description	Rev	
Custom	XDP / Manual Parts	0A	
Date: Friday, January 06, 2012		Sheet	39 of 44

EMI:cap. for signal return path



EMI

